Zack Buhman 06f4c14181 regs: add pvs_disassemble

2025-10-11 17:55:04 -05:00

..

.gitignore

regs: add pvs_disassemble

2025-10-11 17:55:04 -05:00

3d_registers.py

3d_registers: generate address-to-string lookup table

2025-10-11 17:54:52 -05:00

3d_registers.txt

3d_registers: generate address-to-string lookup table

2025-10-11 17:54:52 -05:00

build.sh

regs: add pvs_disassemble

2025-10-11 17:55:04 -05:00

parse_bits.py

add regs

2025-10-01 11:05:07 -05:00

parse_pvs_bits.py

regs: add pvs_disassemble

2025-10-11 17:55:04 -05:00

parse_pvs.py

regs: add pvs_disassemble

2025-10-11 17:55:04 -05:00

pvs_disassemble.py

regs: add pvs_disassemble

2025-10-11 17:55:04 -05:00

pvs_dual_math_instruction.txt

regs: add pvs_disassemble

2025-10-11 17:55:04 -05:00

pvs_opcode_and_destination_operand_bits.txt

regs: add pvs_disassemble

2025-10-11 17:55:04 -05:00

pvs_opcode_and_destination_operand.txt

regs: add pvs_disassemble

2025-10-11 17:55:04 -05:00

pvs_source_operand_bits.txt

add regs

2025-10-01 11:05:07 -05:00

pvs_source_operand.txt

regs: add pvs_disassemble

2025-10-11 17:55:04 -05:00

us_alu_alpha_addr.txt

add regs

2025-10-01 11:05:07 -05:00

us_alu_alpha_inst.txt

add regs

2025-10-01 11:05:07 -05:00

us_alu_rgb_addr.txt

add regs

2025-10-01 11:05:07 -05:00

us_alu_rgb_inst.txt

add regs

2025-10-01 11:05:07 -05:00

us_alu_rgba_inst.txt

add regs

2025-10-01 11:05:07 -05:00

us_cmn_inst_bits.txt

add regs

2025-10-01 11:05:07 -05:00

us_fc_addr.txt

add regs

2025-10-01 11:05:07 -05:00

us_fc_inst.txt

add regs

2025-10-01 11:05:07 -05:00

us_tex_addr_dxdy.txt

add regs

2025-10-01 11:05:07 -05:00

us_tex_addr.txt

add regs

2025-10-01 11:05:07 -05:00

us_tex_inst.txt

add regs

2025-10-01 11:05:07 -05:00