49 Commits

Author SHA1 Message Date
f3f1969f4a assembler/vs: add support for dual math operations 2025-10-23 21:48:11 -05:00
d08f99d36b clear_nop.vs.asm: correct number of VE_ADD arguments
This is now being checked.
2025-10-23 19:57:39 -05:00
b671d30d3a us_disassemble: print non-register columns 2025-10-23 19:53:38 -05:00
8594bc4a38 assembler/vs: rewrite parser and validator 2025-10-23 19:51:19 -05:00
f6a0fc4fab assembler/fs/emitter: emit addrd 2025-10-21 19:35:04 -05:00
ae3fa0f2e6 assembler/lexer: add support for double hypen comments 2025-10-21 15:39:08 -05:00
fe0684ca5e assembler/fs: add support for NOP
In shadertoy_circle.fs.asm, this is required for presubtract dependencies.
2025-10-21 12:32:24 -05:00
3213edda43 drm: add shadertoy_sin.fs.asm 2025-10-21 11:42:41 -05:00
f6105c66b3 shadertoy_circle.fs.asm : use presubtract to reduce instruction count 2025-10-21 10:25:41 -05:00
306de6541d assembler: add minus token; disable eol tokens 2025-10-20 22:48:43 -05:00
6f5007525c shadertoy: assemble shadertoy.fs.asm from source 2025-10-20 21:09:52 -05:00
50c53376df assembler/fs: allow more concise assembly 2025-10-20 20:56:01 -05:00
4777be84d4 assembler/vs/validator: only count temp addresses for macro operations 2025-10-20 20:44:57 -05:00
44dd480549 assembler/fs: add support for OUT and TEX_SEM_WAIT 2025-10-20 18:48:55 -05:00
3df0aed6ba assembler/fs/emitter: set default float addr if unspecified 2025-10-20 18:33:13 -05:00
efecb277c8 assembler: implement fs emitter and frontend 2025-10-20 18:21:41 -05:00
72666a8c1f assembler: add fs instruction validator 2025-10-20 16:49:02 -05:00
adca6a1c66 assembler: add initial fragment shader parser 2025-10-20 12:54:41 -05:00
59b6b2a0d2 us_disassemble2: invent a better fragment shader syntax 2025-10-19 23:02:15 -05:00
13777619d9 us_disassemble: reduce column widths 2025-10-19 17:21:22 -05:00
9a989fe545 us_disassemble: print columns 2025-10-19 16:30:39 -05:00
6d0bc8538b assembler: add support for VE_SAT/ME_SAT 2025-10-19 15:31:10 -05:00
c0cdfccefa pvs_disassemble: add partial support for me_sat/ve_sat 2025-10-19 15:20:13 -05:00
d2e81516a1 drm/texture_cube_clear_zwrite_vertex_shader: fixed 2025-10-18 22:21:32 -05:00
3a0521b76b regs/us_disassemble: read input from file 2025-10-16 21:52:36 -05:00
1f99e67169 regs/bits: improve vap_reg_prog_stream_cntl* parsing 2025-10-16 21:12:18 -05:00
be27c747ee regs: improve frontend for assembler and disassembler 2025-10-16 17:23:37 -05:00
d903115964 assembler: feature parity with the disassembler 2025-10-16 12:53:28 -05:00
e24b3ada5e regs: incomplete pvs assembler 2025-10-16 00:33:00 -05:00
2604270823 pvs_disassemble: add more concise disassembly 2025-10-15 19:17:41 -05:00
564e05f29c drm/3d_registers_bits.h: render POSSIBLE VALUES 2025-10-14 23:40:41 -05:00
9d974cd113 us_disassemble: us bits were moved to bits/ 2025-10-14 20:02:32 -05:00
d14f1c21dd drm: add vertex_color_aos 2025-10-14 20:00:54 -05:00
9bedf5e1a9 drm: add vertex_color 2025-10-13 21:27:28 -05:00
a6e5d755ce drm/main: decode bits 2025-10-13 21:27:28 -05:00
4b49077792 regs: add 3d_registers_bits.h 2025-10-13 21:27:28 -05:00
c8b9a0f992 regs/bits: fix all parse errors 2025-10-13 21:27:28 -05:00
7dcbf79605 regs: move bits to regs/bits 2025-10-13 21:27:28 -05:00
54451811e0 regs: add bit definitions for all documented 3D registers 2025-10-13 21:27:24 -05:00
fb0d57c7fb regs: us_alu_rgba_inst 2025-10-12 01:31:53 -05:00
35cd0e07ca regs: add us_disassemble 2025-10-12 01:01:51 -05:00
9b4cc94138 drm: add more undocumented registers 2025-10-11 21:48:52 -05:00
62d3aa2b29 add drm triangle example 2025-10-11 19:44:32 -05:00
25c004dbe7 regs: add parse_packets 2025-10-11 17:59:40 -05:00
06f4c14181 regs: add pvs_disassemble 2025-10-11 17:55:04 -05:00
66dca90a98 3d_registers: generate address-to-string lookup table 2025-10-11 17:54:52 -05:00
8c883d76f9 pci: PIO command processor response 2025-10-07 11:02:38 -05:00
99555adbc2 regs: add 3d registers 2025-10-01 16:39:41 -05:00
c2d61ee383 add regs 2025-10-01 11:05:07 -05:00