|
|
13777619d9
|
us_disassemble: reduce column widths
|
2025-10-19 17:21:22 -05:00 |
|
|
|
9a989fe545
|
us_disassemble: print columns
|
2025-10-19 16:30:39 -05:00 |
|
|
|
82f8e56032
|
shadertoy: multiply fragment shader coordinates by aspect ratio
|
2025-10-19 16:10:29 -05:00 |
|
|
|
2779fd6a7c
|
drm: add shadertoy
|
2025-10-19 15:33:12 -05:00 |
|
|
|
6d0bc8538b
|
assembler: add support for VE_SAT/ME_SAT
|
2025-10-19 15:31:10 -05:00 |
|
|
|
c0cdfccefa
|
pvs_disassemble: add partial support for me_sat/ve_sat
|
2025-10-19 15:20:13 -05:00 |
|
|
|
d2e81516a1
|
drm/texture_cube_clear_zwrite_vertex_shader: fixed
|
2025-10-18 22:21:32 -05:00 |
|
|
|
0743f780af
|
drm: add texture_cube_clear_zwrite_vertex_shader (incomplete)
|
2025-10-18 20:04:50 -05:00 |
|
|
|
5e0a82f353
|
drm: add texture_cube_clear_zwrite
|
2025-10-18 16:12:02 -05:00 |
|
|
|
824de3db3a
|
drm: add texture_cube_clear
|
2025-10-18 14:13:25 -05:00 |
|
|
|
7cc7a01610
|
drm: add texture_cube
|
2025-10-18 12:51:12 -05:00 |
|
|
|
f2f56acf84
|
drm: add texture_dual
|
2025-10-17 18:29:57 -05:00 |
|
|
|
be6f79b4f1
|
drm/texture: fixed texture example
typo:
VAP_PROG_STREAM_CNTL_EXT__WRITE_ENA_0
should have been:
VAP_PROG_STREAM_CNTL_EXT__WRITE_ENA_1
|
2025-10-17 15:28:22 -05:00 |
|
|
|
a090965a69
|
drm: partially working texture example
|
2025-10-16 22:59:19 -05:00 |
|
|
|
3a0521b76b
|
regs/us_disassemble: read input from file
|
2025-10-16 21:52:36 -05:00 |
|
|
|
4fb8b47231
|
add mesa shader examples
|
2025-10-16 21:37:24 -05:00 |
|
|
|
1f99e67169
|
regs/bits: improve vap_reg_prog_stream_cntl* parsing
|
2025-10-16 21:12:18 -05:00 |
|
|
|
8eef9776ba
|
drm: add single_color_clear_rotate_vblank
|
2025-10-16 19:31:14 -05:00 |
|
|
|
be27c747ee
|
regs: improve frontend for assembler and disassembler
|
2025-10-16 17:23:37 -05:00 |
|
|
|
d903115964
|
assembler: feature parity with the disassembler
|
2025-10-16 12:53:28 -05:00 |
|
|
|
e24b3ada5e
|
regs: incomplete pvs assembler
|
2025-10-16 00:33:00 -05:00 |
|
|
|
a5cb458c1f
|
drm: add single_color_clear_translate_vblank
|
2025-10-15 19:18:37 -05:00 |
|
|
|
2604270823
|
pvs_disassemble: add more concise disassembly
|
2025-10-15 19:17:41 -05:00 |
|
|
|
7e4d753c0d
|
drm: add single_color_clear_translate
|
2025-10-15 14:15:27 -05:00 |
|
|
|
246f8ffe19
|
drm: add single_color_clear
|
2025-10-14 23:45:05 -05:00 |
|
|
|
564e05f29c
|
drm/3d_registers_bits.h: render POSSIBLE VALUES
|
2025-10-14 23:40:41 -05:00 |
|
|
|
95e9ba85ae
|
drm: improve NOP/reloc comments
|
2025-10-14 20:12:12 -05:00 |
|
|
|
9d974cd113
|
us_disassemble: us bits were moved to bits/
|
2025-10-14 20:02:32 -05:00 |
|
|
|
d14f1c21dd
|
drm: add vertex_color_aos
|
2025-10-14 20:00:54 -05:00 |
|
|
|
751ff54896
|
drm/vertex_color: use VTX_COLOR_0
|
2025-10-13 21:27:36 -05:00 |
|
|
|
9bedf5e1a9
|
drm: add vertex_color
|
2025-10-13 21:27:28 -05:00 |
|
|
|
960694b184
|
drm: rename main to single_color
|
2025-10-13 21:27:28 -05:00 |
|
|
|
a6e5d755ce
|
drm/main: decode bits
|
2025-10-13 21:27:28 -05:00 |
|
|
|
4b49077792
|
regs: add 3d_registers_bits.h
|
2025-10-13 21:27:28 -05:00 |
|
|
|
c8b9a0f992
|
regs/bits: fix all parse errors
|
2025-10-13 21:27:28 -05:00 |
|
|
|
7dcbf79605
|
regs: move bits to regs/bits
|
2025-10-13 21:27:28 -05:00 |
|
|
|
54451811e0
|
regs: add bit definitions for all documented 3D registers
|
2025-10-13 21:27:24 -05:00 |
|
|
|
fb0d57c7fb
|
regs: us_alu_rgba_inst
|
2025-10-12 01:31:53 -05:00 |
|
|
|
35cd0e07ca
|
regs: add us_disassemble
|
2025-10-12 01:01:51 -05:00 |
|
|
|
9b4cc94138
|
drm: add more undocumented registers
|
2025-10-11 21:48:52 -05:00 |
|
|
|
04229da746
|
add pci_user
|
2025-10-11 20:08:54 -05:00 |
|
|
|
62d3aa2b29
|
add drm triangle example
|
2025-10-11 19:44:32 -05:00 |
|
|
|
25c004dbe7
|
regs: add parse_packets
|
2025-10-11 17:59:40 -05:00 |
|
|
|
06f4c14181
|
regs: add pvs_disassemble
|
2025-10-11 17:55:04 -05:00 |
|
|
|
18772f0976
|
add triangle.c
|
2025-10-11 17:55:04 -05:00 |
|
|
|
66dca90a98
|
3d_registers: generate address-to-string lookup table
|
2025-10-11 17:54:52 -05:00 |
|
|
|
8c883d76f9
|
pci: PIO command processor response
|
2025-10-07 11:02:38 -05:00 |
|
|
|
d026c323e6
|
pci: crtc control
|
2025-10-01 17:32:46 -05:00 |
|
|
|
99555adbc2
|
regs: add 3d registers
|
2025-10-01 16:39:41 -05:00 |
|
|
|
6c3b9d9f30
|
add pci
|
2025-10-01 16:39:06 -05:00 |
|
