Field Name            Bits   Default Description
CLRCMP_MSK            31:0   none    Like RB2D_CLRCMP_CLR, but separate registers
                                     provided to keep 2D and 3D state separate.